I. INTRODUCTION
HE parasitic source and drain resistances (R, and R d , respectively) give a serious limitation to the maximum current of drain engineered devices like the Lightly Doped Drain (LDD) or the Double Diffused Drain (DD) MOSFET. Because of the influence of the series resistance on the device characteristics, it is necessary to measure the value of the series resistance. In the past few years several techniques [2]- [4] have been presented to measure the effective channel length and series resistance of MOSFET's, some even as a function of the gate voltage at low drain bias [5] , [6] . They have been developed because of the inaccuracy involved in using standard methods as MOSFET channel dimensions are reduced to below 1.0 pm.
Though already a measurement method was presented recently [7] , based on the 'paired V, method' [6] , to measure the drain voltage dependent Rd, it was already demonstrated [SI that this 'paired V, method' can give incorrect results even at low drain bias. In addition applying this method at higher drain voltages, the neglect of lateral electric field will increase the error [9] . In spite of the inaccuracy of this latter method it gives us an indication that R d is indeed drain voltage dependent. In [9] it was shown by means of device simulations that this is indeed the case. In this paper the drain and gate voltage modulation of the series resistance is analyzed in detail with emphasis on the new measurement technique. The organization of this paper is as follows: the second section discusses the determination of Rd as a function of drain bias by means of a two dimensional numerical simulation using MINIMOS 5.1 [lo] . In this simulation method the series resistance is extracted from the dissipated heat in the source or drain region of the MOSFET. The third section explains the theory behind the new measurement technique, both for the measurement of the drain series resistance as a function of the drain bias as for the measurement of the total series resistance at low drain bias as a function of gate bias only using one single device. In the fourth section, measurement results for submicron MOSFET's are given and compared to simulations and other measurement techniques. The last section deals with the compact modeling of the series resistance as a function of terminal bias. 11 . SIMULATION AND ANALYSIS OF THE SOURCE AND DRAIN SERIES RESISTANCE In this section a simulation method will be presented to calculate the value of the drain or source series resistance as a function of the terminal voltages. The final goal of this section is to give the reader some understanding about the influence of series resistance on the MOSFET's charactenstics and the importance of correct series resistance measurement.
The series resistance is calculated from the dissipated heat in the drain or source junction of the MOSFET. The total dissipated heat in the MOSFET with drain current Idrain under neglect of the bulk and gate current equals
Under isothermal and static conditions, the local heat dissipation (H) in a semiconductor without electromagnetic radiation can be written as [ll] (2)
The first term represents the Joule heat. The Joule heat always contributes a positive term to the total heat generation. The second term represents the Thomson heat and the Peltier effect. The last term represents the recombination heat. According to Wolbert [ 121 the largest heat generation term in a SO1 device in the stationary case is the Joule heat. The recombination heat generation occurs only close to the drain in case of some avalanche. The recombination heat generation is about four orders of magnitude smaller ithan the Joule heat generation. This is of course also true for an LDD MOSFET. The Thomson heat only occurs at regions with large gradients in the thermo-electric powers Pn,p. This is near the source and drain where large gradients in carrier concentration result in large gradients in Pn,p. Generally the Thoimson heat is about one to two orders less than the Joule heat generation. Since temperature gradients are not taken into account, (2) can be simplified giving H = p n J n . Jn + p p J ; , . J;, + qR(4p -&).
(3)
Calculating the dissipated heat in the alppropriate sections of the device, the source, drain or channel resistance can be calculated. Integration of (3) over the source and drain area yields the source and drain series resistance
In Fig. l (a) and (b), some plots of the series resistance are shown at several bias conditions. In this case the source and drain series resistance was calculated using (4). From Fig. l(a) we deduce that R, is nearly drain voltage independent, even for LDD MOSFET's with effective channel lengths down to 0.25 pm. Furthermore the source and drain series resistance is nearly independent of bulk bias as shown in Fig. l(b) . The latter observation is in agreement with others [13] , [14] . In their measurement methods L,E is found by measuring the response of the device resistance to Vsb, while the gate bias is fixed. By changing the bulk bias, the threshold voltage is changed. However this change in the value of the threshold voltage depends on the value of the effective channel length and is not the same for each MOSFET introducing errors in the extraction of the effective channel length and series resistance.
Utilizing the dissipation method to extract the series resistance one can argue about the definition of effective channel length of the MOSFET: Which part of the drain junction belongs to the channel and what part belongs to R d . Normally one assumes that at low drain voltages ( V d 5 0.10 V) the electrical conductivity of the transition regions of the device (between sourcekhannel and draidchannel) is almost uniformly modulated by the gate voltage. The result is that the real channel length will be slightly larger than the metallurgical channel length. In literature [5] the following criterion for L,ff is used at low drain voltage. To this purpose, the mobile carrier concentration, integrated orthogonally to the Si-Si02 interface (in the middle of the channel) is compared with the integrated mobile carrier concentration in the drain, respectively the source. The channel is now assumed to terminate at the point where the integrals are equal. Using the above definition one also assumes that each mobile carrier gives the same contribution to the conduction, which is of course not true. The criterion of course must be that the channel resistance per unit length must equal the resistance per unit length in that part of the source and drain which are added to the effective channel length.
In Fig. 2 a plot is shown of the integrated dissipated heat (integrated from the Si-Si02 interface toward the substrate) in a LDD MOSFET as a function of the lateral coordinate. This integrated dissipated heat is proportional to the resistance per unit length. At low drain voltage, the dissipated heat per unit length reaches its maximum value in the middle of the channel. Increasing the drain bias, the maximum value of the dissipated heat per unit length moves toward the drain. Since even at low drain voltage the dissipated heat and thus also the conduction in the channel is not homogeneously distributed it becomes clear that the definition used in [5] is of little practical use.
To avoid problems with the definition of the effective channel length during the simulations it is better to use the metallurgical channel length as the effective channel length. In that case it is also very simple to define the source and drain series resistance. The source and drain series resistance simply equals the ratio of the dissipated heat in the source and drain junction and the square of the drain current, as defined by (4). Another important issue is that the drain series resistance increases with drain voltage even in the ohmic region of the MOSFET. As shown in Fig. 3 the ratio of the drain series resistance and the channel resistance increases with drain bias quite dramatically. As long as the MOSFET is in its ohmic region the drain series resistance increases due to velocity saturation. At the onset of saturation (saturation voltage v d M 1.5 V) the drain series resistance already equals the channel resistance for this type of MOSFET. For comparison also the ratio (b) for a MOSFET with a mask channel length of 5.0 pm is given. Even in this case the drain series resistance easily exceeds the channel resistance in saturation. The conclusion is that the drain series resistance increases considerably with drain bias. Therefore it is important that we can measure R d as a function of drain bias. In the next section we pay attention to the measurement theory behind our novel measurement technique used to measure among others R d ( V d ) .
A NOVEL METHOD TO MEASURE Rd AND R,
As seen in the previous section one of the difficulties of determining the value of the series resistance at different bias conditions is the consistent definition of the intrinsic device. Thus a physical quantity to define the intrinsic device is needed. However our new measurement technique avoids the direct definition of the intrinsic device: i.e., the series resistance Rd and R, is not extracted using an analytical model to describe the intrinsic device. Nevertheless a physical quantity is still needed to define the intrinsic device in a consistent way. For this purpose the influence of series resistance on the small signal behavior of the MOSFET will be used. In Appendix A the influence of series resistance on the small signal behavior for a arbitrary N-terminal device is given. In this section the results of Appendix A are applied to a MOSFET.
The commonly used equations [14] to relate the intrinsic transconductance G, , and conductance G d , to the measured transconductance G, and conductance G d (taking the source as reference) are Gm
Gm, 
An incremental change of the current &rain can now be expressed in terms of the intrinsic conductan5es and an incre-
Authorized licensed use limited to: Eindhoven University of Technology. Downloaded on July 08,2010 at 10:00:47 UTC from IEEE Xplore. Restrictions apply. It is easily seen that the above equations are a generalization of (5). According to (11) it is possible to dletermine dRd/dVd and the quotient of Gdi and (Gmi + Gbi) using a simple measurement technique. The whole measurement principle is based on the measurement of a conductance as a function of an externally added series resistance at the drain or source terminal as explained below.
Suppose we add an external resistance R e x t d at the drain terminal. Equation (1 1) 
The same method of adding external series resistance at the source and/or drain terminals can be used to determine aR,/aV,, G,;/Gd; and Gbi/G,i.
In Appendix B it is shown how to obtain the series resistance as a function of gate bias at low drain bias from the above expression. Since the derivative of R, with respect to gate bias can be measured we can discriminate between the intrinsic and the extrinsic MOSFET. In this way we are able to determine R,(V,) from one single MOSFET.
First we focus our attention on the determination of
is solved by calculating the integral at constant gate bias
To solve this integral we have to determine the value of the drain series resistance at v d = 0 V. Using the fact that at low drain bias ( v d 5 50 mV) the value of the drain series resistance equals the value of the source series resistance (for symmetrical devices), the value of R d at low drain bias can be estimated by using a well known measurement method such as described in [ 5 ] , [8] or using the new method described in Appendix B. The value of R d at a certain gate voltage now equals half the value of the total series resistance. Fig. 6 . seen, the source is used as reference.
Basic measurement setup for conductance measurement. As can be This method is of course not restricted to MOSFET's only. The method of taking the derivative of the series resistance with respect to the terminal voltages into account in the 'conductance equations', can be applied to all kind of semiconductor devices giving at least a better understanding of the intrinsic behavior of the device.
IV. MEASUREMENT RESULTS
In this section the above measurement method is applied to simulated and measured data of a sub micrometer N-channel MOSFET. For our measurement we used LDD N-channel MQSFET's with a gate oxide thickness of 15 nm. The devices were supplied by Philips Research Laboratories, Eindhoven. The channel and doping profile for the simulation have been generated with Suprem IV [16] . For the device simulation the 2-D device simulator Curry [17] using the same mobility model as MINIMOS [lo] was used. The conductances were measured using a Princeton Applied Research model 5204 Lock-In amplifier. The terminal voltages were supplied using a HP4140B pA/dc voltage source and a HP6625A System power supply. Via the sense of this latter power supply the dc voltage at the drain was kept constant, independent of the value of the external added series resistance Rextd or Rexts.
The whole setup was controlled by a computer via the IEEEbus; an overview is shown in Fig. 6 . During the measurements we add up to eight values of the extemal series resistors to the drain and the source.
A. The Gate Bias Dependent Series Resistance
A goal of the measurement technique described in this paper is to determine the series resistance from single transistor measurements. The first step is to measure the derivative of the series resistance as a function of the gate bias according to (15) . In Fig. 7 the result is shown. From this plot we determine the gate voltage dependent part of the series resistance. A good semi-empirical model for this series resistance as a function of gate bias at low drain bias, as derived in the next section, The two coefficients ( a l , aa) represent tlhe gate voltage dependent part of the series resistance and can be determined from a plot like shown in Fig. 7 . After a1 and a2 have been determined, the intrinsic MOSFET parameters can be determined independently from the series resistance using the method described in Appendix B. Finally the value of a0 is found by subtracting the channel resistance and the gate bias dependent series resistance part from MOSFET total resistance. The final result is shown in Fig. 8 , is almost the same.
The average difference is about 10%. The advantage using this single transistor measurement technique is that no longer the difference in threshold voltage between the MOSFET's with different channel length can affect the obtained series resistance value. Also gate comer effects introducing different average channel mobility in an L-array of MOSFET's, can no longer introduce errors in the determination of Rseries.
B. The Drain Bias Dependent Series Resistance
Next we are going to focus on the behavior of the drain series resistance as a function of drain and gate bias. In this case we used an LDD N-channel MOSFET with a gate mask length of 0.7 pm and a mask channel width of 2.0 pm. In Fig. 9 (a) a the drain current is given as a function of the drain bias for different gate bias. In this case the saturation voltage lies between 1.60 and 2.50 V, dependent on the gate bias. Fig. 9 (b)-(d) give the derivative and the increase of the drain series resistance as a function of drain bias at different gate bias. As expected the drain series resistance increases monotonously as a function of the drain bias. Furthermore the increase of the drain series resistance is the largest at the smallest gate bias. For all gate voltages, the simulated increase in the drain series resistance as shown in Fig. 10 is larger than the measured one as shown in Fig. 9 . This can be understood as follows. First there can be a substantial difference between the simulated doping profile and the doping profile of the real devices. Also in our simulations we simply assume that the whole drain junction is part of the drain series resistance. However, in our novel measurement technique, the difference between series resistance and intrinsic channel resistance is inherent to our method. So during our measurements distinction between the intrinsic MOSFET and series resistance on a more physical base is used.
Similar results have been obtained for MOSFET's with different channel length. In general an accurate measurement of R d versus V d is only possible for MOSFETS with a rather short channel length ( L , 5 1 pm) and when the MOSFET is below saturation. A short channel length is needed owing to the fact that in these devices the conductance is rather large and the ratio of R d and Rch is large. Despite problems with the measurement accuracy when the MOSFET is working in saturation, we tried to measure dRdldVd in the above region. First the measurement accuracy was increased by increasing the value of the external series resistance considerably (R&d = 200 * io, i = 1.23). In addition the ac voltage applied to the drain terminal was increased from 20 to 100 mV. To avoid effects of higher harmonics, a bandpass filter centered around the frequency of the ac voltage is used. In this case the measurements were repeated 60 times for each bias point. From these 60 measurements per bias point, the average value is obtained. The result is shown in Fig. 11 where we plotted the value of R d versus the voltage across this resistance Vdlnt. Now we see that the drain series resistance increases nearly linearly with bias for Vdint 2 0.10 V. Obviously the drain series resistance increases due to velocity saturation. More attention to this behavior is given in the next section, where this characteristic is used to model Rdraln in a very effective way.
V. MODELING
In this section attention is paid to the modeling of the series resistance as a function of the gate and drain bias in both the ohmic and saturation region. First attention is paid to the source and drain series resistance at low drain bias as a function of gate bias. Finally attention is paid to the drain series resistance.
A. Modeling of the Gate? Bias Dependent Series Resistance
In [ 181 it was found that the value of the source and drain series resistance is mainly determined by the current flow near the oxide-semiconductor interface. Calling this spreading resistance therefore seems questionable. Instead we split the accumulation resistance into two parts. The part of the accumulation resistance beneath the thin gate oxide will be called Racl, the low-doped part beneath the offset spacer Racz. Now suppose that the gate thickness equals h, as shown in Fig. 12 . According to [21] the capacitance CaCz of this configuration approximately equals Here we assumed that the length of the offset spacer xac2 is approximately equal to the gate thickness h. The value of accumulation resistance beneath the offset spacer therefore equals In (20) only to, and the accumulation mobility ,uac are a function of the distance to the gate edge. Because of the increase of the doping concentration toward the source and drain contact, the accumulation mobility will decrease with increasing distance to the gate edge. No exact data is however known for this accumulation mobility as a function of the doping concentration and therefore this effect could not be taken into account. Therefore (20) is only a first approximation of the series resistance beneath the offset spacer. Besides the two gate bias dependent accumulation resistances Racl and Rac2, there also exists a resistance Rpar in parallel with these accumulation resistances due to a current conduction deeper in the junctions. Assuming that this resistance is nearly gate voltage independent, the gate voltage part of the source and drain series resistance equals In the above equation the sum of the accumulation resistances were assumed to equal In the latter equation K a c~ represents a technology dependent parameter. The final result is a good physics based model expression for the series resistance as a function of gate bias (at small drain to source bias). Therefore according to (21) the sum of RSOUrCe and Rdraln equals
Spacer Offset
Pol y-gate saturation can be modeled as [19] -_ _ _ - Drain current versus voltage across drain series resistance at differwith Vth being the threshold voltage at low drain bias, a1 = 2Ka,0 and a2 = Kac~/Rpar. In the above the contact and sheet resistance is represented by ao, and the accumulation resistance and parallel resistance by the second righthand term.
In the previous section it was already shown that the above equation perfectly fits the measured data. Therefore for use in a compact circuit-level model the result given by (23) is very useful.
B. Modeling of the Drain Bias Dependent Drain Series Resistance
In Fig. 13 the voltage characteristics of the drain series resistance is plotted. From this figure it looks possible to model the current-voltage characteristics as a FET. However the disadvantage of this approach is the number of parameters involved for correct modeling of the characteristics. Furthermore these model parameters must be known before the model parameters of the intrinsic MOSFET can be estimated. To reduce the number of parameters and measurements to be performed, another approach has to be used, presented below.
Simulations have shown [18] that the main current path in the MOSFET is located near the oxide/semiconductor interface. It was found that 80% of the dissipated heat is located within 0.04 pm from this interface. Therefore, the relevant doping profile of the sourceldrain junction can be considered as one-dimensional. Further we assume that the increase in the drain series resistance is completely due to velocity saturation caused by an increase in the lateral electric field. The decrease of the lateral mobility due to velocity with U, being the saturated velocity and p = 2 for electrons and , B = 1 for holes. Several authors [19] , [20] have shown that taking ,f? = 1 results in good modeling results, even for N-doped regions. Further assuming that the tail of the LDD junction can be approximated by a linear doping profile [18] , the value of the drain series resistance in case of a N-channel MOSFET equals
where Zldd is the length of the LDD region, Vdl the potential across the LDD region, Ndo the doping concentration at the beginning of the LDD profile (near the channel) and Bel equals (26) PO Bel = -.
Usxldd
Further we assume that the lateral electric field is nearly constant in the LDD region and thus can be approximated by V d l / q d d . From (25) we now can derive that the drain series resistance increases linearly with the bias across the drain. So at constant gate bias for the drain series resistance as a function of drain bias we can write (27) where a is a function of (Ndo, k, U,, q d d , PO). The above result was tested using device simulations for both Nand Pchannel devices. Using the dissipation method the drain series resistance was calculated as a function of the bias drop across this resistance. As shown in Fig. 14 the above derivation is indeed in accordance with the simulations. Only at high gate bias and at low bias across Rdrain(Vdl) some deviations are noticeable.
From Fig. 14 we see that (Y decreases with increasing gate voltage. This is due to the fact that with increasing gate bias, the accumulation in the LDD region increases and therefore the resistance decreases. Increasing the bias Vdl across the drain series resistance, the value of the lateral electric field will increase less rapidly than would be the case at lower gate voltage. At this lower electric field the value of the drain series resistance will be lower too. Device simulations show that a good fit of Q as a function of gate bias is given by the following empirical equation
where CO and c 1 are modeling parameters and Gh is the low drain bias threshold voltage. The correctness of the above description of drain series resistance was checked using a wide range of LDD doping profiles, both for Nand P-channel This equation is of course only valid in the ohmic and saturation region. In the subthreshold region the drain series resistance must equal the value of the source series resistance, independent of the drain bias.
VI. CONCLUSION
A measurement method has been presented to measure the bias dependent series resistance using only one single MOSFET. Though already a single transistor measurement method exists [6] to measure RSerleS as a function of gate bias at low drain bias, this method gives rather poor results. In addition until now it was not possible to measure the drain series resistance as a function of the drain bias using one single MOSFET. Though for this purpose already a measurement method exists [7] , that method is based on wrong assumptions.
The great advantage of our method is the fact that for the measurement of the ratio of the intrinsic conductances no compact model description is needed. Only a relation between n C Y a" a h W C a" Q G, , and Gb, had to be derived. The measurement principle is based on the discrimination between the intrinsic and extrinsic behavior of the MOSFET. By adding external source and drain series resistance and using a clever measurement principle several auxiliary quantities can be measured. The result is that both the drain and gate bias dependency of the series resistance can be measured. However in practice the method is limited to moderate values of drain bias.
Results have been presented for N-channel MOSFET's with an effective channel lengths down to 0.45 pm, giving good results. Experiments have shown that the accuracy of the method for the measurement of Rse,,,,(Vg) at low drain bias is comparable to measurement methods using an identical set of MOSFET's. The measurement accuracy at higher drain bias (MOSFET is still working in the ohmic region) is limited due to degradation effects occurring during the measurements and the resolution of the measurement equipment. Though extremely time consuming we have been able to measure R d in the saturation region. It was found that the drain series resistance increases linearly with the bias across this resistance.
As far as the measurement of R d as a function of drain bias is concerned, we have to notice that in general our measurements give a value comparable to simulated values. However there are practical problems in comparing the measurements with simulated values. First the simulated doping profiles can differ from the realized ones. Next the non correct calculation of the accumulation mobility during the device simulations can introduce an error. In our simulations we also explicitly define the intrinsic MOSFET by assuming that the drain series resistance extends across the whole drain junction. Our measurement technique, however, discriminates between the intrinsic and extrinsic device without any model assumptions about the intrinsic device. Therefore quantitative comparison of simulations and measurements is not easy.
APPENDIX A
Consider a device with N terminals (Fig. 15 ). At each terminal there is a voltage dependent series resistance (Ri), which can be a function of the N terminal voltages (Vi). 
In some cases by adding external series resistances, it is possible to determine Y2,, as a function of the terminal voltages. In the special case of a MOSFET it is even possible to measure the change in the drain series resistance Rd as a function of the drain and gate bias. Also it is possible to determine R,(Vg) and Rd(Vg, Vd) using one single MOSFET.
APPENDIX B MEASURING dR,/dVg
In (15) the only unknown parameter that we can not measure directly is the ratio of G,, and Gd,. After all, the ratio of (G,, + Gbz)/Gdz can be determined from (14) and dRd/dVd from (13) .
A good approximation of the MOSFET' s current-voltage characteristic for a N-channel device in strong inversion is ) (34) In general the function f describes the channel mobility reduction due to the transversal electrical field. In (36) this mobility reduction is modeled as a function of the gate and bulk bias. Of course also another approximation could have been taken. Using (34) the following conductances can be calculated.
(39) P f Gdz = -(vg -Vth -[I + s]vd).
In (37)-(39), S is the body effect coefficient and K is the so called body effect factor
The variable f l equals f i = O,(V, -V t l p . 6 6 + 20d(Vg -Vth).
In general the mobility reduction parameter Ob is much smaller than the mobility reduction parameter ea. Also a decrease of the channel mobility due the bulk bias is only noticeable at a high bulk bias. Therefore at a low drain bias, (37)-(39) can be rewritten as (06 = 0)
The conclusion is that at low drain bias the ratio of Gb, and G, , equals K . This last results remains valid as long as the MOSFET is working in its ohmic region. At low drain voltage the ratio of (Gmz + Ga, + Gdz)/Gd, can be rewritten as
From this latter equation, the ratio of Gm,/Gbt is easily determined. In principle we are now able to measure the derivative of the series resistance with respect to the gate bias at low drain bias. The only problem that remains, is the determination of the integration constant. That problem is however quite simple to solve because one can measure the change of the MOSFET's channel resistance with gate bias
